

What Is Claimed Is:

1 1. An integrated circuit comprising:
2 a closed loop amplifier circuit containing an operational amplifier with a finite gain;
3 and
4 a correction circuit correcting an error in an output of said closed loop amplifier,
5 wherein said error is caused by using said operational amplifier with said finite gain, whereby
6 said output corrected by said error approximately equals an output generated by using an
7 ideal operational amplifier with infinite gain.

1 2. The integrated circuit of claim 1, wherein said finite gain is low such that said
2 integrated circuit operates to provide a high throughput performance, and wherein said
3 correction circuit reduces said error caused by use of said operational amplifier with low
4 finite gain.

1 3. The integrated circuit of claim 1, wherein said correction circuit comprises a
2 feedback impedance and an reference impedance of a first ratio, wherein said first ratio is
3 determined by adjusting a desired amplification factor according to said error.

1 4. The integrated circuit of claim 3, wherein said first ratio equals $((F-1) (1+factor))$,
2 wherein F equals the desired amplification factor for said closed loop amplifier circuit and
3 said factor equals $((1/A1 + 1/A2) \times (1 + Z1/Z2) / 2)$, wherein said finite gain varies between
4 A1 and A2.

1 5. The integrated circuit of claim 1, wherein said closed loop amplifier circuit
2 receives an analog input signal and generates an analog output signal as said output, said
3 integrated circuit further comprising:

4 an analog to digital converter (ADC) converting a sample of said analog output signal
5 to an intermediate digital code,

6 wherein said correction circuit corrects said error by performing a mathematical
7 operation on said intermediate digital code to generate a corrected digital code representing
8 said output corrected for said error.

1 6. The integrated circuit of claim 5, wherein said intermediate digital code comprises
2 a plurality of sub-codes ($V_1, V_2, \dots V_n$) generated by a corresponding plurality of sub-ADCs
3 contained in said ADC, wherein said closed loop amplifier circuit is contained in a first stage
4 generating said V_1 , said mathematical operation comprises:

5 multiplying a value formed by ($V_2, \dots V_n$) by $(1 + \text{Factor})$, wherein Factor equals
6 (F/A) , A equals said finite gain.

1 7. The integrated circuit of claim 1, wherein said correction circuit divides said output
2 by $(1 - 1/A)$, wherein A equals said finite gain, to correct said error.

1 8. An analog to digital converter (ADC) converting a sample of an analog signal to
2 a digital code, said ADC comprising:

3 a plurality of stages, each of said plurality of stages generating a corresponding one
4 of a plurality of sub-codes, each of said plurality of sub-codes containing at least one bit,

5 wherein said sub-codes are used to generate said digital code, at least one of said plurality of
6 stages comprising:

7 a sub-ADC receiving an input signal and generating a corresponding one of
8 said plurality of sub-codes representing a strength of said input signal;

9 a digital to analog converter (DAC) converting said corresponding one of said
10 plurality of sub-codes to a corresponding intermediate signal;

11 an subtractor subtracting said corresponding intermediate signal from said
12 input signal to generate an subtractor output; and

13 a closed loop amplifier containing an operational amplifier with a finite gain,
14 said closed loop amplifier amplifying said subtractor output to generate said input
15 signal for a next stage; and

16 a correction circuit correcting an error in an output of said closed loop amplifier,
17 wherein said error is caused by using said operational amplifier with said finite gain, whereby
18 said output corrected by said error approximately equals an output generated by using an
19 ideal operational amplifier with infinite gain.

20 9. The ADC of claim 8, wherein said finite gain is low such that said ADC operates
21 to provide a high throughput performance, and wherein said correction circuit reduces said
22 error caused by use of said operational amplifier with low finite gain.

1 10. The ADC of claim 9, wherein said finite gain is smaller than at least $6 \times (N-1)$,
2 wherein N represents a number of bits contained in said digital code.

1 11. The ADC of claim 9, wherein said correction circuit comprises a feedback
2 impedance and an reference impedance having impedance of a first ratio, wherein said first
3 ratio is determined by adjusting a desired amplification factor according to said error.

1 12. The ADC of claim 11, wherein said first ratio equals $((F-1) (1+\text{factor}))$, wherein
2 F equals the desired amplification factor for said closed loop amplifier circuit and said factor
3 equals $((1/A1 + 1/A2) \times (1 + Z1/Z2) / 2)$, wherein said finite gain varies between A1 and A2.

1 13. The ADC of claim 8, wherein said closed loop amplifier circuit receives an
2 analog input signal and generates an analog output signal as said output, said ADC further
3 comprising:

4 an analog to digital converter (ADC) converting a sample of said analog output signal
5 to an intermediate digital code,

6 wherein said correction circuit corrects said error by performing a mathematical
7 operation using said intermediate digital code to generate a corrected digital code
8 representing said output corrected for said error.

1 14. The ADC of claim 13, wherein said intermediate digital code comprises a
2 plurality of sub-codes (V1, V2, ... Vn) generated by a corresponding plurality of sub-ADCs,
3 wherein said closed loop amplifier circuit is contained in a first stage generating said V1, said
4 mathematical operation comprises:

5 multiplying a value formed by (V2, .. Vn) by (1+Factor).

1 15. The ADC of claim 8, wherein said correction circuit divides said output by $(1 -$
2 $1/A)$, wherein A equals said finite gain, to correct said error.

1 16. The ADC of claim 8, wherein said sub-ADC comprises a flash ADC.

1 17. An analog to digital converter (ADC) converting a sample of an analog signal to
2 a digital code, said ADC comprising:

3 a plurality of stages, each of said plurality of stages generating a corresponding one
4 of a plurality of sub-codes, each of said plurality of sub-codes containing at least one bit, at
5 least one of said plurality of stages comprising:

6 a sub-ADC receiving an input signal and generating a corresponding one of
7 said plurality of sub-codes representing a strength of said input signal;

8 a digital to analog converter (DAC) converting said corresponding one of said
9 plurality of sub-codes to a corresponding intermediate signal;

10 an subtractor subtracting said corresponding intermediate signal from said
11 input signal to generate an subtractor output; and

12 a closed loop amplifier containing an operational amplifier with a finite gain,
13 said closed loop amplifier amplifying said subtractor output to generate said input
14 signal for a next stage; and

15 a correction circuit receiving said plurality of sub-codes and performing a
16 mathematical operation on said plurality of sub-codes to generate said digital code, said
17 mathematical operation being designed to correct an error present in said input signal
18 generated by said closed loop amplifier due to the use of said operational amplifier with said

19 finite gain.

20 18. The ADC of claim 17, wherein said finite gain is low such that said ADC operates
21 to provide a high throughput performance, and wherein said correction circuit reduces said
22 error caused by use of said operational amplifier with low finite gain.

1 19. The ADC of claim 18, wherein said finite gain is smaller than at least $6 \times (N-1)$,
2 wherein N represents a number of bits contained in said digital code.

1 20. The ADC of claim 17, wherein said intermediate digital code comprises a
2 plurality of sub-codes ($V_1, V_2, \dots V_n$) generated by a corresponding plurality of sub-ADCs
3 including said sub-ADC, wherein said closed loop amplifier circuit is contained in a first
4 stage generating said V_1 , said mathematical operation comprises:
5 multiplying a value formed by ($V_2, \dots V_n$) by $(1 + \text{Factor})$.

1 21. The ADC of claim 17, wherein said correction circuit divides said output by $(1 -$
2 $1/A)$ to correct said error, wherein A equals said finite gain.

1 22. The ADC of claim 17, wherein said sub-ADC comprises a flash ADC.

1 23. A device comprising:
2 an analog to digital converter (ADC) converting a sample of an analog signal to a
3 digital code, said ADC comprising:

4 a plurality of stages, each of said plurality of stages generating a corresponding
5 one of a plurality of sub-codes, each of said plurality of sub-codes containing at least
6 one bit, at least one of said plurality of stages comprising:

7 a sub-ADC receiving an input signal and generating a corresponding
8 one of said plurality of sub-codes representing a strength of said input signal;

9 a digital to analog converter (DAC) converting said corresponding one
10 of said plurality of sub-codes to a corresponding intermediate signal;

11 an subtractor subtracting said corresponding intermediate signal from
12 said input signal to generate an subtractor output; and

13 a closed loop amplifier containing an operational amplifier with a finite
14 gain, said closed loop amplifier amplifying said subtractor output to generate
15 said input signal for a next stage;

16 a correction circuit correcting an error in an output of said closed loop
17 amplifier, wherein said error is caused by using said operational amplifier with said finite
18 gain, whereby said output corrected by said error approximately equals an output generated
19 by using an ideal operational amplifier with infinite gain; and

20 a processing block processing said digital code.

1 24. The device of claim 23, wherein said finite gain is low such that said ADC
2 operates to provide a high throughput performance, and wherein said correction circuit
3 reduces said error caused by use of said operational amplifier with low finite gain.

1 25. The device of claim 23, wherein said finite gain is smaller than at least $6 \times (N-1)$,

wherein N represents a number of bits contained in said digital code.

26. The device of claim 24, wherein said correction circuit comprises a feedback impedance and an reference impedance having resistance of a first ratio, wherein said first ratio is determined by adjusting a desired amplification factor according to said error.

27. The device of claim 26, wherein said first ratio equals $((F-1)(1+\text{factor}))$, wherein F equals the desired amplification factor for said closed loop amplifier circuit and said factor equals $((1/A1 + 1/A2) \times (1 + Z1/Z2) / 2)$, wherein said finite gain varies between A1 and A2.

28. The device of claim 23, wherein said closed loop amplifier circuit receives an analog input signal and generates an analog output signal as said output, said ADC further comprising:

an analog to digital converter (ADC) converting a sample of said analog output signal to an intermediate digital code,

wherein said correction circuit corrects said error by performing a mathematical operation using said intermediate digital code to generate a corrected digital code representing said output corrected for said error.

29. The device of claim 28, wherein said intermediate digital code comprises a plurality of sub-codes (V1, V2, ... Vn) generated by a corresponding plurality of sub-ADCs, wherein said closed loop amplifier circuit is contained in a first stage generating said V1, said mathematical operation comprises:

5 multiplying a value formed by $(V_2, \dots V_n)$ by $(1 + \text{Factor})$.

1 30. The device of claim 23, wherein said correction circuit divides said output by $(1 -$
2 $1/A)$ to correct said error, wherein A equals said finite gain.

1 31. The device of claim 23, wherein said device comprises a wireless base station.